|
3D-ICE: the new 3D Interlayer Cooling Emulator for thermal simulations of 3D ICs |
07/04/2012 - 14:56 |
|
A broadband FFT-Spectrometer at work |
10/26/2012 - 16:43 |
|
A Configurable Platform for Embedded Systems |
10/26/2012 - 16:43 |
|
A Data-driven Synchronous Elastic Synthesiser |
01/18/2016 - 13:40 |
|
A graphical SystemC refinement tool |
03/30/2020 - 19:23 |
|
A Hardwired H.264/AVC Main Profile Video Decoder Prototype |
10/26/2012 - 16:43 |
|
A High-Speed Dynamic Reconfigurable Multilevel Parallel Architecture |
03/30/2020 - 19:23 |
|
A lightweight and remote partially reconfigurable platform |
04/18/2013 - 11:31 |
|
A mixed (hardware and software) rapid prototyping platform. |
04/18/2013 - 11:33 |
|
A NoC Synthesis and Floorplan Flow |
10/26/2012 - 16:43 |
|
A Platform for Multi-Language Mixed-Signal Simulation |
04/22/2013 - 15:23 |
|
A Reconfiguration Simulation Library For SystemC |
03/30/2020 - 19:53 |
|
A SoC Design Platform |
10/26/2012 - 16:43 |
|
A Software Supported Methodology for Rapid Exploration of Memory Hierarchies in FPGAs |
07/04/2012 - 14:58 |
|
A SPARC V8 Processor with Cryptography Extensions |
03/30/2020 - 19:54 |
|
A Suite for the Design of Reliability-Aware Embedded Systems |
07/04/2012 - 14:59 |
|
A System-level MPSoC Simulation Framework |
04/18/2013 - 11:49 |
|
A SystemC model generator |
10/26/2012 - 16:43 |
|
A Tool Flow for Design Space Exploration of Partially Re-configurable Processors |
03/30/2020 - 18:43 |
|
A verification environment for high-level designs based on system dependence graphs |
04/18/2013 - 11:35 |
|
ADAGE: Adaptive ECC Automatic Generator |
07/02/2012 - 10:13 |
|
ADHAM: Adaptive Heap Management on Many-Core Platforms |
03/30/2020 - 19:53 |
|
Advances in Symbolic Performance Analysis |
10/26/2012 - 16:43 |
|
An Academic High-Level Synthesis Tool for Control and Memory Intensive Applications |
10/26/2012 - 16:43 |
|
An ASIP Design Environment |
10/31/2012 - 13:22 |
|
An ESL Workbench for early MPSoC Design Space Exploration |
04/18/2013 - 16:14 |
|
An Integrated Environment for P1500 Compliance Checking |
03/30/2020 - 18:36 |
|
Analog Circuits: Explorative Synthesis of Topologies |
10/02/2012 - 17:34 |
|
Analog Insydes |
03/30/2020 - 19:22 |
|
Analog Performance Explorer |
09/09/2019 - 18:12 |
|
Analoge Struktursynthese anhand eines Operationsverstärkers |
11/30/2012 - 15:27 |
|
ASPV: application-specific vector co-processor for embedded DSP in FPGAs |
03/30/2020 - 19:21 |
|
ASTERICS - A platform for the simulation of radiation effects on processors by fault injection |
07/04/2012 - 15:37 |
|
ASTEROID: an analyzable, resilient real-time operating system design |
07/04/2012 - 16:42 |
|
Asynchronous Micropipeline Synthesis Flow |
04/22/2013 - 15:28 |
|
ATLAS - A Framework for NoC Generation and Evaluation |
07/04/2012 - 15:05 |
|
Automated metal interconnect structure generation |
04/22/2013 - 15:25 |
|
Automatic Design Space Exploration for SystemC Models |
03/30/2020 - 19:23 |
|
Automotive Ethernet Optimization: Design Space Exploration for modern Automotive Ethernet-based E/E Architectures |
07/04/2012 - 15:57 |
|
AUTOPILOT - Integrated System for Automatic Personal Identification and Indoor Localization and Tracking |
07/04/2012 - 15:32 |
|
BAMBU: An Open Source Framework for High Level Synthesis of Complex Applications |
07/04/2012 - 15:59 |
|
BESST tool kit |
10/26/2012 - 16:43 |
|
BESST tool kit: CONFRES |
10/26/2012 - 16:43 |
|
BESST tool kit: OPTIMIST |
10/26/2012 - 16:43 |
|
BESST tool kit: PN2DC |
10/26/2012 - 16:43 |
|
BESST tool kit: VERIMAP |
10/26/2012 - 16:43 |
|
BESST tool kit: VERISAT |
10/26/2012 - 16:43 |
|
BESST tool kit: VERISYN |
10/26/2012 - 16:43 |
|
Biological Information Sensing Systems |
06/20/2012 - 12:36 |
|
Bist for RAm IN Seconds |
10/26/2012 - 16:43 |
