This work introduces a novel design methodology targeting to support architecture-level exploration and power estimation for FPGAs that incorporate different memory hierarchies and organizations in terms of delay, area and power/energy consumption. In order to software support this methodology a new open source design framework has been developed, named NAROUTO. Experimental results shown that NAROUTO framework leads to lead a PDP (Power x Delay Product) reduction up to 33%.