Search
Top rated content
Make your R&D results visiable!
Tool Name | Author(s) | Updated | Screenshot | Average Vote |
---|---|---|---|---|
BESST tool kit: VERISYN | 10/26/2012 - 16:43 | |||
A Hardwired H.264/AVC Main Profile Video Decoder Prototype | 10/26/2012 - 16:43 | |||
Asynchronous Micropipeline Synthesis Flow | 10/26/2012 - 16:43 | |||
Workcraft: a static data flow structure editing, visualisation and analysis tool | 10/26/2012 - 16:43 | |||
XSIM: An Efficient Simulator for Crosstalk Analysis netween On-chip Interconnects Kishore Duganapalli | 10/26/2012 - 16:43 | |||
An Academic High-Level Synthesis Tool for Control and Memory Intensive Applications | 10/26/2012 - 16:43 | |||
YARDstick: Automation tool for custom processor development | 10/26/2012 - 16:43 | |||
µSPIDER CAD TOOL: CASE STUDY OF NOC IP GENERATION FOR FPGA | 10/26/2012 - 16:43 | |||
C++TESK Testing ToolKit |
- -, -, RU |
12/27/2012 - 10:41 | ||
C++TESK Testing ToolKit |
- -, -, RU |
12/27/2012 - 10:41 |