Search
Top rated content
Make your R&D results visiable!
Tool Name |
Author(s) | Updated | Screenshot | Average Vote |
|---|---|---|---|---|
| GAUT: High-Level Synthesis Tool (from C/C++ to RTL) |
Dominique Heller Dr. Pierre Bomel (pierre.bomel@univ-ubs.fr) Philippe Coussy, ... |
09/24/2012 - 18:06 | ||
| General Purpose VLIW Processor for Multiband-Multistandard applications | 10/02/2012 - 18:36 | |||
| GeneralStore | 06/05/2012 - 15:12 |
 |
||
| GSNOC - A Generic Scalable Simulation Framework for 3-Dimension Networks-on-Chip |
Ashok Jaiswal (Darmstadt University of Technology) Philip Gottschling (Darmstadt University of Technology) Thomas Hollstein (Tallinn University of Technology) Klaus Hofmann (Darmstadt University of Technology) - -, -, DE |
03/21/2012 - 16:35 | ||
| Hardware-in-the-Loop Simulations with Matlab/Simulink/ModelSim for FPGA based designflows | 10/26/2012 - 16:43 | |||
| Hardware/software architecture of an algorithm for vision-based real-time vehicle detection in dark environments | 10/26/2012 - 16:43 | |||
| HDL-based Test Evaluation Tool Set |
Atieh Lotfi (University of Tehran) Parisa Sha'afi Kabiri (University of Tehran) Nastaran Nemati (University of Tehran) - -, -, IR |
07/01/2011 - 22:08 | ||
| HEAP: The HEAP software parallelization toolset |
Mihai Lazarescu (Politecnico di Torino) Luciano Lavagno, ... |
03/21/2012 - 16:35 | ||
| Hierarchical Test Application and Evaluation |
Zahra Najafi Haghi (University of Tehran) Somayeh Sadeghi Kohan (University of Tehran) Mohammadreza Najafi (University of Tehran) - -, -, FR |
07/01/2011 - 22:08 | ||
| HiFSimReD: Transaction Level Fault Simulation, Recovery, and Mapping |
Zainalabedin Navabi (University of Tehran) - -, -, FR |
03/21/2012 - 16:35 |
