In the field of FPGA design, a tool is presented that focuses on the partial run-time reconfiguration capability. The tool automates the generation of bitstreams. Its front-end is realized in the Eclipse environment. It provides several views of the design that are specified to visualize the temporal and spatial domains of reconfigurable systems.

Contact:
Florian Dittmann (florian.dittmann@gmail.com)