We demonstrate a methodology to generate multiprocessor systems-on-chip from the high-level description of applications, namely synchronous dataflow graphs. An automated framework is presented to generate system-level designs for Xilinx FPGAs in seconds. Attendees will get an opportunity to experiment with this framework and generate multi-processor designs.

Contact:
Akash Kumar (A.Kumar@tue.nl)