Skip to Content

neurocomm: Highly Integrated Packet-Based Communication in a Neuromorphic Wafer System

0
Your rating: None
Tool Name (abbreviation): 
neurocomm
Author(s): 
Christian Mayr, T...
(unregistered) Author(s): 
Stephan Hartmann (TU Dresden)
Stefan Scholze (TU Dresden)
Stefan Schiefer (TU Dresden)
Johannes Partzsch (TU Dresden)
Rene Schüffny (TU Dresden)

The VLSI-emulation of processing in mammalian brains currently moves from labs to applications. These brain-like systems are a major engineering challenge since they must copy the dense connectivity of biology. In the EU project BrainScaleS, a large scale brain-like system has been built around a whole mixed-signal wafer. Here, we present building blocks like high-density FPGA boards and chip-on-board high-speed communication ASICs that interface to the wafer. Our demo shows their processing capabilities

Project Information
Project Acronym: 
BrainScaleS
Project Start: 
Sat, 01/01/2011
Project End: 
Wed, 12/31/2014
Project Funding ID: 
FP7--269921
Project Description: 
The BrainScaleS Project aims at understanding function and interaction in brain information processing. Spatial scales range from individual neurons over larger neuron populations to entire functional brain areas. Temporal scales range from milliseconds, relevant for event based plasticity mechanisms, to hours or days relevant for learning and development. Research is carried out on the basis of in-vivo biological experimentation and computational analysis. Neurobiological data from the early perceptual visual and somatosensory systems will be combined with data from specifically targeted higher cortical areas. Functional databases as well as novel project-specific experimental tools and protocols will be developed and used. New theoretical concepts and methods will be developed for understanding the computational role of the complex multi-scale dynamics of neural systems in-vivo. Innovative in-vivo experiments will be carried out to guide this analytical understanding. Through numerical simulations on petaflop supercomputers and direct simulation on a fundamentally different neuromorphic non-von Neumann hardware architecture the project will extract generic theoretical principles to enable an artificial synthesis of cortical-like cognitive skills. The hardware architecture combines neuromorphic microscopic physical model circuits with numerically calculated mesoscopic and macroscopic functional units. Combined with a virtual environment providing sensory, decision-making and motor interfaces it enables the possibility to map and study multi-scale neural architectures.
Tag your tool
Keywords: 
System Integration
wafer system
pulse communication
LVDS