DECIDER is a tool for test and verification at RTL VHDL. It combines hierarchical and functional fault models reaching high fault coverages for sequential designs and it supports commercial CAD flows.

Contact:
Raimund Ubar (raiub@pld.ttu.ee)