

A dynamically reconfigurable many-core platform for streaming applications

Timon D. ter Braak*, Hermen A. Toersche*, Kim Sunesen†, Paul M. Heysters†, Gerard J.M. Smit*

* Department of Electrical Engineering, Mathematics and Computer Science
University of Twente, P.O. Box 217, 7500 AE Enschede, The Netherlands
{t.d.terbraak, h.a.toersche, g.j.m.smit}@utwente.nl

† Recore Systems, P.O. Box 77, 7500 AB, Enschede, The Netherlands
{kim.sunesen, paul.heysters}@recoresystems.com

Abstract—Within the Cutting edge Reconfigurable ICs for Stream Processing (CRISP) project, a scalable and dependable reconfigurable many-core system concept has been developed. This concept is demonstrated with a hardware verification board hosting two kinds of chips; the Reconfigurable Fabric Device is used for signal processing, and the General Purpose Device controls the platform. The NOC adapter interface allows for efficient and convenient programming of the 45 XENTIU[®] DSP cores. A resource manager abstracts away from the specific locations of the resources, while guaranteeing temporal isolation between processes and dependability information of the various hardware components.




Fig. 1. Reconfigurable Fabric Device

I. INTRODUCTION

A. Reconfigurable Fabric Device

The main system constituent is the Reconfigurable Fabric Device (RFD), containing nine XENTIU[®] fixed-point DSP cores [1] and two memory tiles. The RFD is manufactured in UMC 90nm CMOS technology, occupying around 44mm², and runs at 200 MHz. Besides the 16 KB data memory and 8 KB instruction cache in the XENTIU[®], localized memory is provided by the memory tiles. Each memory tile combines 64 KB of SRAM (divided in two banks) with flexible address generation units. This allows a datastream to be reordered or the tile to be used as a FIFO. The resources within the RFD are interconnected by a 16-router GUARVC NOC [2] mesh, which in turn is connected to adjacent chips with six MCP ports (see Fig. 1).

B. General Purpose Device

Next to real time computational work, embedded signal processing demands configuration and control. Therefore, the platform incorporates a General Purpose Device (GPD), which is a customized microcontroller [3] with an ARM926EJ-S processing core. The GPD incorporates a GUARVC/MCP adapter for direct NOC access.

This research is conducted within the FP7 Cutting edge Reconfigurable ICs for Stream Processing (CRISP) project (ICT-215881) supported by the European Commission.

II. SCALABLE MANY-CORE PLATFORM

Like the NOC is used to connect all components on-chip, an off-chip network is used to combine RFDs and GPDs into a scalable architecture. MCP ports function as a transparent bridge between the NOCs of different RFDs; optionally, a hierarchical addressing scheme can be used to reduce the routing overhead. With the same technology, multiple boards can be connected together as well, resulting in a heterogeneous hierarchical network of resources. In the CRISP project, a specific configuration of RFDs and GPDs is produced to demonstrate this concept.

A. Hardware verification board

Fig. 2a shows the PCB that is used for the verification of the CRISP concept. Besides the GPD, the board can support up to five RFDs. Fig. 2b identifies the various components mounted on the board. The on-board FPGA serves as a data generator in demonstration scenarios that demand very high data rates, in order to compensate the order of magnitude difference in throughput between on-chip, off-chip and off-board connections.

III. THE ELEGANCE OF THE SOFTWARE ABSTRACTION

Hardware is only useful if proper software support comes along. The GUARVC NOC protocol is used to transport data through the heterogeneous network. The NOC supports source routing in a packet-switched mode, and provides guaranteed

