Property Coverage Checker

A brief description of the tool for the evaluation of the model checking process

Lack of exhaustiveness is one of the biggest problems related to the use of simulation based techniques for digital system validation. Formal verification aims at overcoming this problem by proving properties on rigorous mathematical models representing the system implementation. In particular, identification of design errors is addressed by means of model checking tools. Thus, formal properties can be defined in order to formally check the correctness of a design implementation with respect to the specification. The defined properties describe the expected behavior of the design, i.e. they represent the golden model for the implementation. However, this golden model could be incomplete, with respect to the informal specification of the design, since some requirements have been only partially formalized. In this case, the implementation could be wrong, even if it fulfils all defined properties.

The Property Coverage Checker (PCC) allows to measure the quality of such golden model to highlight a possible incompleteness of properties. It exploits a high level fault model (bit coverage) and a fault simulation-based approach which correlates property completeness to fault coverage. In this context, bit coverage is used for investigating the capability of properties to identify functional perturbations (faults) of the design implementation. Thus, the degree of property incompleteness is estimated with respect to the *property coverage*, i.e., the percentage of perturbed implementations that properties can detect. (A property detects a perturbation if it fails on the perturbed model, and it holds on the fault-free model.) In this way, a property coverage lower than 100% is consider a symptom of property incompleteness.

PCC workflow

1. Generation of perturbed implementations.

Perturbations of the design implementation are generated by automatically injecting bit coverage faults into its highlevel description. Then, a high-level automatic test pattern generator is adopted to identify the set of detectable perturbations (fault). If a perturbation cannot be detected it is discarded, since it cannot provide useful information according to the previously proposed definition of property coverage.

2. Property Coverage Computation.

The property coverage is computed by using a mix of fault simulation and model checking. We have theoretically shown that if a witness of a property detects a fault, then also the corresponding property detects it. Thus, witnesses of properties included in the golden model are extracted and provided as input sequences for fault simulation. Then, faults not detected by witnesses are further analyzed by exploiting a model checking engine, which provides an exhaustive answer about the capability of the golden model to detect such faults.

3. Incompleteness Evaluation.

Uncovered faults are graphically highlighted in the HDL design implementation. Thus, by analyzing these uncovered perturbations, the designers can obtain useful information to define missing properties.

Supported formats

The golden model can be defined by using Computation Tree Logic (CTL) or Linear Time Logic (LTL). The design implementation can be defined by using VHDL or SystemC at RL-level or higher.

	Cygwin/X - visi10			الملي ا
	AcifPerspective - dist_VHDL_RTL_version.vh	d - Eclipse Platform		
	Elle Edit Navigate Search Project Run	n <u>Wi</u> ndow <u>H</u> elp		
	🗅 • 📓 💩 🎭 🖋 🗗 • 👳 🗇 • 4	▼ 🕄 🗈 LaertePers	AcifPerspe	
	S-Navigator X	Control Panel View 83		- 0
Projects		Inject Fault Generate Laerte Main Load Fault List C Source file: //tome/demouser/Symbad/acif/dist_VHD Fault List //tome/demouser/Symbad/atpg/result.fl	de Generator Paths TABLE RESULTS % Faults C	Code BECIN - PROCESS IF RESET = 0'THEN asy - RESULT_PORT <-'000000000000000000000000000000000000
Property Coverage progression bars	dist_VHAL_KIL_Version.bf3_injected.b dist_VHDL_RTL_version.bf3_injected.b dist_VHDL_RTL_version.bf3_injected.b dist_VHDL_RTL_version.bf3_if dist_VHDL_RTL_version.vbd dist_VHDL_RTL_version.vbd dist_VHDL_RTL_version.vbd	Load	Cancel Detected faste	ELSIF CLK'event AND CLK = 'L'TH IF IRESULT_ENABLE = '000000 IF IRESULT_ENABLE = '000000 RESULT_PORT <= SumTMP; END IF; END IF; Underceder fulf: Inderceder fulf: Inder
	dist_VHDL_RTL_version_all_faults_with dist_VHDL_RTL_version_non_redundan dist_VHDL_rtL_version_non_redundan dist_vhd_rtl_version.h dist_vhd_rtl_version.o liacte_couput.txt dist_version	GENERATED FALL/T LIST Name Module Start ind. SA0 000000000 Most/mail. 3992 3992 RESULT_E1 dist_vhdl_rtl, 372 4120 4056 000000000 dist_vhdl_rtl, 372 4184 4184 Sum7MP dist_vhdl_rtl, 372 4186	End ind. SA0 Bit mask SA0 Start ind. S 11111111111111111114024 4067 111111111111111114088 4151 111111111111111145 4164 1 4185 4217 1111111111111144218	Al Endind, SA1 Ott mask SA1
Frame to manage the	👔 main. o	IRESULT_Ef dist_vhdl_ntl_ 379 4250	4281 11111111111111 4282	4313 111111111111
activation of perturbation	Avaketie Avaketie Avaketie Avaketie Avaketie Avaketie Avaketie Avaketie Avaketie Set	dst_VHOLETL_Version.vH 22 EISTL_FORT ← "000000000000 EISTELFORT ← "0000000000000 TF #RESULT_NAME + "00000000 TF #RESULT_NAME TT #RESULT_NAME TT #RESULT_NAME TT #RESULT_NAME TT #RESULT_NAME TT #RESULT_NAME	00000000000000000000000000000000000000	2 2001" THEN
HDL description	Face Recognition/aci/dist_VHDL_RTL_verside	RESULT_ENABLE <= IRESULT_ENABLE; END SYNTH; () n:vhd demouser@vtsil0:~/eclipse	///	v v v
	S S S S S S S S S S	AcifPerspective - dist_VHDL_R	r 🔛	2:13 PM